HP 13255

SYNCHRONOUS MULTIPOINT INTERFACE MODULE

Manual Part No. 13255-91107

PRINTED

AUG-01-76

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Synchronous Multipoint Interface Module performs data serialization and control for EIA RS232C compatible interfacing. Circuitry is provided allowing data, clock, and control to be buffered and sent to additional 264XX terminals with the Synchronous Multipoint Interface PCA in a daisy-chain line sharing configuration (for polled multipoint operation). Parts lists for the cables and Self Test Connector Assembly (5061-2403, 5061-2409, 02640-60132, 02640-60133, 02640-60134, 02640-60140, and 02645-60004) are covered in module section 13255-9106. Parts lists for the Data Comm Self Test Hood (02640-60002) and US Modem Cable Assembly (02640-60131) are covered in module section 13255-91086.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Synchronous Multipoint Interface Module is contained in tables 1.0 through 6.8.

			========
Part Number	Nomenclature	Size (L x W x 0) +/-0.100 Inches	Weight (Pounds)
5061-2403	Modem Bypass Cable Ass'y	N/A	N/A
5061-2409	European Modem Cable Ass'y	N/A	N/A
02640-60107	Synchronous Multipoint Interface PCA	12.9 x 4.0 x 0.6	0.50
02640-60131	US Modem Cable Assembly	I N/A	N/A
02640-60132	Modem Multipoint Cable Ass'y	N/A	N/A
02640-60133	Multipoint Cable Ass'y	N/A	N/A
02640-60134	Multipoint Extension Cable Assembly	N/A	N/A
02640-60140	Power Down Protect PCA	N/A	N/A
02645-60002	Data Comm Self Test Hood	N/A	N/A
02645-60004	Self Test Connector Ass'y	N/A	A\N
,	Number of Backplane Slots Rec	quired: 1	

Table 1.0 Physical Parameters

HP 13255

SYNCHRONOUS MULTIPOINT INTERFACE MODULE

Manual Part No. 13255-91107

PRINTED

AUG-01-76

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by Copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Synchronous Multipoint Interface Module performs data serialization and control for EIA RS232C compatible interfacing. Circuitry is provided allowing data, clock, and control to be buffered and sent to additional 264XX terminals with the Synchronous Multipoint Interface PCA in a daisy-chain line sharing configuration (for polled multipoint operation). Parts lists for the cables and Self Test Connector Assembly (5061-2403, 5061-2409, 02640-60132, 02640-60133, 02640-60134, 02640-60140, and 02645-60004) are covered in module section 13255-9106. Parts lists for the Data Comm Self Test Hood (02640-60002) and US Modem Cable Assembly (02640-60131) are covered in module section 13255-91086.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Synchronous Multipoint Interface Module is contained in tables 1.0 through 6.8.

			========
Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	Weight (Pounds)
5061-2403	Modem Bypass Cable Ass'y	N/A	N/A
5061-2409	European Modem Cable Ass'y	N/A	N/A
02640-60107	Synchronous Multipoint Interface PCA	12.9 x 4.0 x 0.6	0.50
02640-60131	US Modem Cable Assembly	N/A	N/A
02640-60132	Modem Multipoint Cable Ass'y	N/A	N/A
02640-60133	Multipoint Cable Ass'y	1 1 N/A	N/A
02640-60134	Multipoint Extension Cable Assembly	N/A	N/A
02640-60140	Power Down Protect PCA	N/A	N/A
02645-60002	Data Comm Self Test Hood	N/A	A/A
02645-60004	Self Test Connector Ass'y	N/A	A\N
 	Number of Backplane Slots Rec	quired: 1	

Table 1.0 Physical Parameters

Table 2.0 Reliability and Environmental Information

= = 						======================================
! !	Environmental:				ner:	
 	Restrictions: Typ	oe tested a	t produc	t level		
i =				=======================================	=======================================	.=========
! ! !	Failu	ure Rate:	1.998	(percent per	1000 hours)	

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply	+12 Volt Supply	-12 Volt Supply	+42 Volt Supply
@ 400 mA	@ 200 mA	9 50 mA	@ mA
		 (An additional	
		1 200 mA required 1	
i		for 02640-60140	
!		(cable)	NOT APPLICABLE
115 vol	ts ac	220 vol	ts ac
e	A		A
NOT APPI	ICABLE	NOT APPL	ICABLE
=======================================			
	Clock Frequency:	A Q15 MU7	
	Crock frequency.	TOXY PHIL	

Table 4.0 Switch Definitions

PCA	Function					
Designation	Úpen	Closed				
J17-J10 J07-J00 (Software Contiguration)	=====================================	=====================================				
-12	 Disconnects -12V from P2, Pin N	 				
A4 A9 A10 A11	 Address Bit is a "1" in the module address 	 - Address Bit is a "0" in the module address 				
KCTK	Does not connect RCLK to DD P2, Pin 13	 - Connect RCLk to DD P2, Pin 1: -				
		 Close only one. Selects Sync Clock Rate for RCLK and DA (P2, Pin S)				

5.0 Connector Information

Connector and Pin No. Name Description		5.0 Connector Information				
And Pin No. Name	Coppositor	l canil				
P1, Pin 1 +5V +5 Volt Power Supply -2 GND Ground Common Return (Power and Signal) -3 SYS CLK 4.915 MHz System Clock -4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDRI Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Negative True, Address Bit 7 -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16						
P1, Pin 1	and Pin No.					
-2 GND Ground Common Return (Power and Signal) -3 SYS CLN 4.915 MHz System Clock -4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16		,				
-3 SYS CLK 4.915 MHz System Clock -4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	P1, Pin 1	1 +5V	+5 Volt Power Supply			
-3 SYS CLK 4.915 MHz System Clock -4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	· i	ì l	1			
-3 SYS CLK	-2	I GND	Ground Common Return (Power and Signal)			
-4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1	1	l i			
-4 -12V -12 Volt Power Supply -5 ADDRO Negative True, Address Bit 0 -6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	i -3	SYS CLK	4.915 MHz System Clock			
-5 ADDRO Negative True, Address Bit 0 -6 ADDRI Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1	orb chi.	l			
-5 ADDRO Negative True, Address Bit 0 -6 ADDRI Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1		I 10 Valt Davan Cumula			
-6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-4	-12V	1 =12 voit Power Supply			
-6 ADDR1 Negative True, Address Bit 1 -7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1					
-7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-5	ADDRO	Negative True, Address Bit 0			
-7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	i		l i			
-7 ADDR2 Negative True, Address Bit 2 -8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-6	ADDR1	Negative True. Address Bit 1			
-8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	i					
-8 ADDR3 Negative True, Address Bit 3 -9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16		ADDU2	1 Magativa Trua Address Bit 2			
-9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	! -/	ADURZ	Negative flue, Address bit 2			
-9 ADDR4 Negative True, Address Bit 4 -10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1		1			
-10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-8	ADDR3	Negative True, Address Bit 3			
-10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1	l	1			
-10 ADDR5 Negative True, Address Bit 5 -11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 -13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-9	ADDR4	Negative True. Address Bit 4			
-11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	i					
-11 ADDR6 Negative True, Address Bit 6 -12 ADDR7 Negative True, Address Bit 7 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-10	A ADDUS	i Nogativo Truo Iddaece Dit 5			
-12 ADDR7 Negative True, Address Bit 7	-10	ADDRS	i negative line, Address bit 5			
-12 ADDR7 Negative True, Address Bit 7	•		!			
-13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-11	I ADDR6	Negative True, Address Bit 6			
-13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1		1			
-13 Not Used -14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	-12	ADDR7	Negative True, Address Bit 7			
-14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1		1			
-14 ADDR9 Negative True, Address Bit 9 -15 ADDR10 Negative True, Address Bit 10 -16	1 -12	•	i Not Head			
-15 ADDR10 Negative True, Address Bit 10	13	!	i Not used			
-15 ADDR10 Negative True, Address Bit 10	•		l			
-16	-14	ADDR9	Negative True, Address Bit 9			
-16	1	l	· · · · · · · · · · · · · · · · · · ·			
-16	1 -15	ADDR10	Negative True, Address Bit 10			
-17	1	1	l			
-17	= 4.6	4 4	, , ,			
-18	-10		[
-18	1	l	17			
-19	-17	l	1)			
-19	1	•	1}			
-19	-18	1	I) Not Used			
-20 -20 -21	1	1	i)			
-20 -20 -21	_10	A	1)			
-21 I/O Negative True, Input Output/Memory	-19	1	1 <i>)</i> 11			
-21 I/O Negative True, Input Output/Memory	•	!				
	-20	l	l)			
	•	<u> </u>	 			
	-21	1/0	Negative True, Input Output/Memory			
-22 GND Ground Common Return (Power and Signal)	1	à l				
The state of the s	-22	GND	Ground Common Return (Power and Signal)			
			seements comment to contract the contract of t			

Table 5.0 Connector Information (Cont'd.)

Connector Signal Description P1, Pin A GND Ground Common Return (Power and Signal) P1, Pin A GND Ground Common Return (Power and Signal) P1, Pin A GND Ground Common Return (Power and Signal) P1, Pin A GND Ground Common Return (Power and Signal) P1, Pin A GND Ground Common Return (Power and Signal) P2	:	=======================================		===	
P1, Pin A GND Ground Common Return (Power and Signal) -8 Not Used -C +12V +12 Volt Power Supply -D PWR ON System Power On -E BUSO Negative True, Data Bus Bit 0 -F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 3 -K BUS5 Negative True, Data Bus Bit 5 -M RUS6 Negative True, Data Bus Bit 5 -M RUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P RRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR OUT Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V } -W Not Used -X Not Used		Connector	Signal	1	Signal
-8	1	and Pin No.	Name)	Description
-8		=======================================	=======================================	==	
-C +12V +12 Volt Power Supply -D PWR ON System Power On -E BUSO Negative True, Data Bus Bit 0 -F BUSI Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Gut -V) Not Used -X Negative True, Request (Bus Data Currently Valid)		P1, Pin A	GND	1	Ground Common Return (Power and Signal)
-C +12V +12 Volt Power Supply -D PWR ON System Power On -E BUSO Negative True, Data Bus Bit 0 -F BUSI Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Gut -V) Not Used -X Negative True, Request (Bus Data Currently Valid)				!	Note than a
-D PWR ON System Power On -E BUSO Negative True, Data Bus Bit 0 -F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, write/Read Type Cycle -R Not Used -S WAII Negative True, wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used		-B		!	NOT Usea
-D PWR ON System Power On -E BUSO Negative True, Data Bus Bit 0 -F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, write/Read Type Cycle -R Not Used -S WAII Negative True, wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used		- C	1 12V	! !	+12 Volt Dower Supply
-E BUSO Negative True, Data Bus Bit 0 -F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Wata Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V		1	4124	<u>'</u>	+12 voit rower suppry
-E BUSO Negative True, Data Bus Bit 0 -F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Wata Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V		- D	PWR ON	i	System Power On
-F BUS1 Negative True, Data Bus Bit 1 -H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 3 -K BUS5 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V				l	
-H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, write/Read Type Cycle -R Not Used -S WAIT Negative True, wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V } -W Not Used -X Negative True, Request (Bus Data Currently Valid)	ļ	-E	BUS0)	Negative True, Data Bus Bit 0
-H BUS2 Negative True, Data Bus Bit 2 -J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, write/Read Type Cycle -R Not Used -S WAIT Negative True, wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V } -W Not Used -X Negative True, Request (Bus Data Currently Valid)		!		1	į
-J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V		-F	BUS1	1	Negative True, Data Bus Bit 1
-J BUS3 Negative True, Data Bus Bit 3 -K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V					
-K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, wait Control Line -T PRIUR IN Bus Controller Priority In -U PRIUR OUT Bus Controller Priority Out -V } -W Not Used -X Not Used -X Not Used -X Negative True, Request (Bus Data Currently Valid)		-H	BUSZ	!	Negative True, Data Bus Bit 2
-K BUS4 Negative True, Data Bus Bit 4 -L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, wait Control Line -T PRIUR IN Bus Controller Priority In -U PRIUR OUT Bus Controller Priority Out -V } -W Not Used -X Not Used -X Not Used -X Negative True, Request (Bus Data Currently Valid)		T	201103	! !	Negative True Nata Buc Bit 3
-L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used -X Not Used -X REQ Negative True, Request (Bus Data Currently Valid)		- U	1000	, 1	negacive fine, page bus bit 5
-L BUS5 Negative True, Data Bus Bit 5 -M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used -X Not Used -X REQ Negative True, Request (Bus Data Currently Valid)		- K	BUS4	i	Negative True, Data Bus Bit 4
-M BUS6 Negative True, Data Bus Bit 6 -N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used -X Negative True, Request (Bus Data Currently Valid)				ĺ	1
-N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used -X REQ Negative True, Request (Bus Data Currently Valid)		- L	BUS5	1	Negative True, Data Bus Bit 5
-N BUS7 Negative True, Data Bus Bit 7 -P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V Not Used -X Not Used -X REQ Negative True, Request (Bus Data Currently Valid)	İ			ı	1
-P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V		- M (BUS6		Negative True, Data Bus Bit 6
-P WRITE Negative True, Write/Read Type Cycle -R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	1	\$1	Due") 1	Negative True Data Dug Dit 7
-R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	1	, - (4)	lengi	! 	negative file, bata bus bit /
-R Not Used -S WAIT Negative True, Wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	i	, •₽	WRITE	í	Negative True, Write/Read Type Cycle
-S WAIT Negative True, wait Control Line -T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	į				1
-T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	-	- R)	Not Used
-T PRIOR IN Bus Controller Priority In -U PRIOR OUT Bus Controller Priority Out -V	1			1	1
-U PRIOR OUT Bus Controller Priority Out	-	- \$	WALT)	Negative True, Wait Control Line
-U PRIOR OUT Bus Controller Priority Out	- 1				1
-V	١	-T	PRIOR IN		Bus Controller Priority In
-V		_11	DOTOD OUT	1	Rue Controller Oriority Out
-W Not Used		-0 1	PRIOR OOI	1	bus controller priority out
-W Not Used	ì	- V		.	· · · · · · · · · · · · · · · · · · ·
-X	Ì	,		}	i de la companya de
-Y REQ Negative True, Request (Bus Data Currently Valid)	Ì	- W		}	Not Used
-Y REQ Negative True, Request (Bus Data Currently Valid)	1	l .		}	i e
Currently Valid)	1	-X	i i	}	1
Currently Valid)	- 1	!			
	١	- Y	REQ .		
-Z ATN Negative True, Data Comm Interrupt Request		1	! •		Currently varia,
		- 7. i	Δ'ΓΝ		Negative True. Data Comm Interrupt Request
	=	, . :====================================		==	

5.1 Connector Information

Connector		Signal
and Pin No.	Name	Description
į	į	
P2, Pin 1	BAO	Data Out (output) - Active Driver
-2	CAU	Request to Send (output) - Active Driver
-3	BAI	Data Out (input) - Opto-Isolated Receiver
-4	CAI	Request to Send (input) - Opto-Isolated
- 5	DBI	Transmit Clock (input) - Opto-Isolated
- 6	DDO	Receive Clock (output) - Active Driver
- 7	DBO	Transmit Clock (output) - Active Driver
-8	RET-D	Ground Return for BAI and CAI
- 9	DD1	Receive Clock (input) - Opto-Isolated
-10	RET-I	Ground Return for BB1, CBI, DBI, DDI
-11	СВО	Clear to Send (output) - Active Driver
-12	DВ	RS232C Transmit Clock (input)
-13	aa	RS232C Receive Clock (input)
-14	CE	RS232C Ring Indicator (input)
-15	880	Receive Data (output) - Active Driver
! !	,	

Table 5.1 Connector Information (Cont'd.)

Connector		Signal
and Pin No.		Description
i	, 	i i
P2, Pin A	AA	RS232C Frame Ground
-B	ВА	RS232C Serial Data Out (output)
-C	ВВ	RS232C Serial Data In (input)
- D	CA	RS232C Request to Send (output)
-E	СВ	RS232C Clear to Send (input)
-F	CC	RS232C Data Set Ready (input)
-н	AB	RS232C Signal Ground, Terminal Logic
- J	CF C	RS232C Carrier Detect (input)
-к	BBI	Receive Data (input) - Opto-Isolated
-t	CBI	Clear to Send (input) - Opto-Isolated
-M	SCA	RS232C Secondary Request to Send (output)
- N	SCF	RS232C Secondary Cartridge Detect (input)
-P	CD	RS232C Data Terminal Ready (output)
- R	СН	RS232C Rate Select (output)
- s	DA	RS232C Transmit Clock (DTE output)
		· :====================================

Table 6.0 Module Bus Pin Assignments

: = = = = = = = = = = = = = = = = = = =		
Function	•	Bus
Performed: Output Sync Character for Transmit Fill	Value	Signal
Character and Receive Sync Character	======	==========
	i x	ADDR 15
Doll Dike was Amulianship	X	
Poll Bit: Not Applicable	•	ADDR 14
	1 X	ADDR 13
Module Address: $(ADDR 11,10,9,4) = (A11 A10 A9 A4)$	1 X	ADDR 12
Switch Selectable	I A11	ADDR 11
Data Comm = (1110)	1 A10	ADDR 10
	1 A9	ADDR 9
Purchase Grand (dans INDER) - 4	•	
Function Specifier: ADDR3 = 1	l X	ADDR 8
ADDR5 = 1	l X	ADDR 7
ADDR6 = 1	1 1	ADDR 6
	1 1	ADDR 5
	i A4	ADDR 4
Date the old International		
Data Bus Bit Interpretation:	1 1	ADDR 3
	1 X	ADDR 2
B7	1 X	ADDR 1
Output Sync Character Bit 7	I X	ADDR 0
	1======	=========
B6	Ь7	BUS 7
· -		
Output Sync Character Bit 6	1 B6	BUS 6
	1 B5	BUS 5
B5	1 B4	I BUS 4
Output Sync Character Bit 5	1 B3	BUS 3
Backac Byne character Bre c		BUS 2
	•	
	1 B1	BUS 1
B4	1 BO	BUS 0
Output Sync Character Rit 4	=======	
•	1=Logica	al 1=Bus Low
		al 0=Bus High
n)		
B3	IX=Don't	
Output Sync Character Bit 3	3555555	
B2		
Output Sync Character Bit 2		
B1		
Output Sync Character Bit 1		
was was water a with a second of the second		
•		
- 0		
BO		
Output Sync Character Bit 0		

Table 6.1 Module Bus Pin Assignments

	========	
Function Particular Contract C	l Value i	Bus (
Performed: Output Data for Transmission	Value ======	= :
	i X	ADDR 15
Poll Bit: Not Applicable	I X	ADDR 14
	l X	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11 A10 A9 A4)	1 X	ADDR 12
Switch Selectable	I A11	ADDR 11
Data Comm = (1110)	A10	ADDR 10
	1 A9	ADDR 9
Function Specifier: ADDR3 = 0	I X	ADDR 8
ADDR5 = 1	I X	ADDR 7
ADDR6 = 1	1 1	ADDR 6
	1 1	ADDR 5
	A4	ADDR 4
Data Bus Bit Interpretation:	0	ADDR 3
- ·	l X	ADDR 2
B7	I X	ADDR 1
Output Data Bit 7	1 X	ADDR 0
D.6.	====== B7	======== BUS 7
Bb Output Data Bit 6	1 B6	BUS 6
United para err o	1 B5	BUS 5
B5	1 B4	BUS 4
Output Data Bit 5	1 B3 1	· · · · · · · · · · · · · · · · · · ·
nother para pir 2	1 B2 (BUS 2
	1 B1	BUS 1
B 4	B0	BUS 0
Output Data Bit 4		:======================================
	•	al 1=Bus Low
		1 0=Bus High!
	lX=Dogic	
		:======================================
Sachae paga oit 3		
B∠		
Output Data Bit 2		,
		ì
Bi		i
Output Data Bit 1		i
• • • •		i
во		i
Output Data Bit 0		i

Table 6.2 Module Bus Pin Assignments

	=========	
Function	1	Bus
Performed: Output Control Byte 1	Value	Signal
(Configuration Byte)	======	========
	1 X	ADDR 15
Poll Bit: Not Applicable	1 X I	ADDR 14
	1 X	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11 A10 A9 A4)	I X	ADDR 12
Switch Selectable	A11	ADDR 11
Data Comm = (1110)	1 A10	ADDR 10
	I A9	ADDR 9
Function Specifier: ADDR5 = 1	X	ADDR 8
ADDR6 = 0	i x	ADDR 7
	0	ADDR 6
Data Bus Bit Interpretation:	i i i	ADDR 5
para dad bio incorpiotación	1 A4	ADDR 4
Bo, B7 set number of data bits per character	X	ADDR 3
boy fir see number of data bles per character	İX	ADDR 2
	i x	ADDR 1
	X	ADDR C
Data Bits	======	========
5 6 7 8	B7	
J U / O	I 86	BUS 6
B7 0 0 1 1	I 85	BUS 5
D/ // U 1 1	1 84	BUS 4
B6 0 1 0 1	I B3	BUS 3
		BUS 2
n.c	, ,	BUS 1
B5	1 B0	BUS 0
0 = Enable Parity	,	
1 = Inhibit Parity		al 1=Bus Lo
		al O=Bus Hi
B4	X=Don't	Care
0 = Odd Parity	========	
1 = Even Parity		
B3 }		
}		
B2 }		
No Effect		
B1 }		
}		
B0 }		

Table 6.3 Module Bus Pin Assignments

Function	1	Bus
Performed: Output Control Byte 2	/ Value	Signal
(Modem Control Byte)		========
	i x	ADDR 15
Poli Bit: Not Applicable	i X	ADDR 14
	i x	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11 A10 A9 A4)	i X	ADDR 12
Data Comm = (1110)	I A11	ADDR 11
odea comm - (1110)	A10	ADDR 10
Function Specifier: ADDR5 = 0	I A9	ADDR 9
ADDR6 = 1	i X	ADDR 8
ADDING - 1	i x	ADDR 7
	î	ADDR 6
Data Rug Dit Intompretations	0	
Data Bus Bit Interpretation:	1 A4	I ADDR 5 I ADDR 4
n i		
B/	i X I X	
0 = Enable Daisy-Chain CAI and CBO	•	•
1 = Inhibit Daisy-Chain CAI and CBO	i X	ADDR 1
	l X	ADDR C
Bo	======	•
Not Used		BUS 7
	• -	BUS 6
	I B5	BUS 5
B5	1 B4	BUS 4
Not Used	-	BUS 3
		BUS 2
	l B1	BUS 1
84	1 B0	BUS 0
<pre>0 = Terminal mode</pre>		=========
<pre>1 = Channel Monitor Mode</pre>		al 1=Bus Lo
		el O=Bus Hi
B3	X=Don't	Care
0 = CH On	========	=========
1 = CH Off		
82		
$0 = CD \Omega n$		
1 = CD Off		
81		
0 = SA On		
1 = SA Off		
во		
0 = CA On		
1 = CA Off		
* *** ===		

Table 6.4 Module Bus Pin Assignments

Function	1	Bus
Performed: Output Control Bits	Value	
	1 X	ADDR 15
Poll Bit: Not Applicable	i x	ADDR 14
	i x	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11 A10 A9 A4)	1 X	ADDR 12
Switch Selectable	I A11	ADDR 11
Data Comm = (1110)	1 A10	ADDR 10
	1 A9	ADDR 9
Function Specifier: ADDR5 = 0	1 X	ADDR 8
ADDR6 = 0	1 A7	ADDR 7
	0	ADDR 6
Only one bit in each of the pairs AO,A1 and A3,A7	1 0	ADDR 5
Can be set to "1" for a given output command	I A4	ADDR 4
	1 A3	ADDR 3
	1 A2	ADDR 2
AC A TONG TOCCOOL	A1	ADDR 1
0 = No Effect	A0	ADDR (
1 = Reset Timer	· ·	====================================
A1	1 B6	BUS 7 BUS 6
0 = No Effect	1 B5	BUS 5
1 = Set Timer	1 B4	BUS 4
1 - per rimer	1 B3	BUS 3
A2	l B2	BUS 2
0 = No Effect	1 81	BUS 1
1 = USRT Receiver Reset (Sync Search and Clear	1 во	BUS 0
Receiver Status)		
	1=Logica	al 1=Bus Lo
A3	10=Logica	al O=Bus Hi
0 = No Effect	X=Don't	Care
<pre>1 = Enable Transmission Complete Interrupt</pre>	========	=======================================
A 7		
0 = No Effect		
1 = Enable Transmitter Ready Interrupt		
I - Branze Italiamiteel Medal Intellage		
Data Bus Bit Interpretation: Not Applicable		

Table 6.5 Module Bus Pin Assignments

Function		Bus I
Performed: Input Received Character	Value	Signal
) X	ADDR 15
Poli Bit: Not Applicable	X	ADDR 14
POIL BIC: NOC Applicable		
	X	ADDR 13
Module Address: $(ADDR 11, 10, 9, 4) = (A11 A10 A9 A4)$	X	ADDR 12
Switch Selectable	A11 ,	ADDR 11 I
Data Comm = (1110)	A10	ADDR 10 I
l e e e e e e e e e e e e e e e e e e e	A9	ADDR 9
Function Specifier: ADDR5 = 0	X	ADDR 8
ADDR6 = 0	1 X	ADDR 7
· · · · · · · · · · · · · · · · · · ·	0	ADDR 6
l de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	0	ADDR 5
Data Bus Bit Interpretation:	A4	ADDR 4
	X	ADDR 3
B /	Ϊχ	ADDR 2
	ı Â	ADDR 1
Input Data Bit 7	•	
	X	ADDR 0
	======	
86	B7	BUS 7
Input Data Bit 6	1 в6	BUS 6
	B5 :	BUS 5
!	B4	BUS 4
B5	В3	1 BUS 3 1
Input Data Bit 5	B2	BUS 2
	81	BUS 1
	В0	BUS 0
84		
		al 1=Bus Low
	n-nogica	al O=Bus High!
	X=Don't	
B3		
Input Data Bit 3		1
		1
		1
82		1
Input Data Bit 2		1
		ì
		ì
В1		i
Input Data Bit 1		· ·
input bata bit i		:
		j.
80		1
Input Data Bit 0		1
	=======	

Table 6.6 Module Bus Pin Assignments

Table 0.0 Module Bus Fin Assignment	_					
Function	1 (Bus I				
Performed: Input Status Byte 1	Value	Signal				
(Interrupt Status)	=======	=======================================				
	1 X	ADDR 15				
Poll Bit: Not Applicable	1 X I	ADDR 14				
	1 X I	ADDR 13 I				
Module Address: $(ADDR 11, 10, 9, 4) = (A11 A10 A9 A4)$	1 X I	ADDR 12				
Switch Selectable	A11	ADDR 11				
Data Comm = (1110)	1 A10 1	ADDR 10				
1	1 A9 I	ADDR 9 1				
Function Specifier: ADDR5 = 1	1 X I	ADDR 8				
ADDR3 = 0	1 X 1	ADDR 7				
ADDR6 = 0	0	ADDR 6				
	1 1	ADDR 5				
l Data Bus Bit Interpretation: An interrupt is	1 A4	ADDR 4				
generated if any condition causes BO, B1, or	1 0 1	ADDR 3				
B7 to be set to the "1" value. Values of B5	1 X	ADDR 2				
I and B6 are valid only is $B7 = 1$	1 X (ADDR 1				
1	1 X I	ADDR 0				
I B7	=======	=======================================				
0 = Receiver Register Empty	1 B7 (BUS 7				
1 = Receiver Register Full (Cleared by inputting	1 B6	BUS 6				
a character or receiver reset)	1 B5 I	BUS 5				
	1 B4 I	BUS 4				
l Bo	1 B3 (BUS 3				
0 = No Parity Error	1 B2	BUS 2				
<pre>1 = Parity Error (Cleared by inputting status)</pre>	B1	BUS 1				
	1 BO	BUS 0				
B5	•					
0 = No Overrun Error		al 1=Bus Low				
1 = Overrun Error (Cleared by inputting status	_	1 0=Bus High				
or character)	IX=Don't	Care				
B2						
0 = No Fill Character Added to Transmission						
1 = Fill Character Transmitted (Cleared by inputti	ng status	•)				
		1				
B1						
<pre>0 = No Timer Interrupt 1 = Timer Interrupt Active (Cleared by resetting t</pre>	(mam)					
i - ilmer interrupt Active (Cleared by resetting t	Imel	1				
l BU		Į.				
0 = No Transmit Interrupt		1				
1 = Transmit Interrupt Active (Set when CB comes u	n. cleare	id hv				
outputting character or dropping CA or CB)						
- adebaseria oudinees of atabasis ou of only						

Table 6.7 Module Bus Pin Assignments

	ction	1	l Bus
peri	formed: Input Status Byte 2	Value	
	(Modem Status)	======	•
		l X	ADDR 1
PO1	l Bit: Not Applicable	i X	ADDR 1
		l X	ADDR:
Mode	ule Address: $(ADDR 11,10,9,4) = (A11 A10 A9 A4)$	l X	ADDR :
	Switch Selectable	I A11	ADDR :
	Data Comm = (1110)	A10	I ADDR
		1 A9	ADDR
Fund	ction Specifier: ADDR3 = 1	I X	ADDR
	ADDR5 = 1	I X	ADDR
	ADDR6 = 0	1 0	ADDR
		1 1	I ADDR
Data	a Bus Bit Interpretation:	1 A4	ADDR
		1 1	ADDR
B /		į X	ADDR
	Always 1	l X	I ADDR
	Indicates Multipoint PCA in system	l X	I ADDR
		======	=======
Вь			BUS 7
	Always 1	1 B6	BUS 6
	Indicates Multipoint PCA in system	I 85	BUS 5
B5		I B4	BUS 4
	0 = CAI On (Downline CA)	8a	BUS 3
	1 = CAI Off		BUS 2
		1 B1	BUS 1
B4		I B0	BUS 0
	0 = CE On	======	
	1 = CE Off		al 1=Bus I
			al O=Bus
ВЗ		X=Don't	
	0 = SB On	=======	=======
	1 = SB Off		
B2			
	0 = CC On		
	1 = CC Off		
B1			
	0 = CF On		
	1 = CF Off		
- 0			
BO			
	0 = CB On		
	1 = CB Off		

Table 6.8 Module Bus Pin Assignments

idute o'o wodate ode tiu veetimente		
		Bus I
Function	17-1-1-0	
Performed: Input Jumper Settings	Value i	
	=======	1
· · · · · · · · · · · · · · · · · · ·	X I	ADDR 15
Poll Bit: Not Applicable	X I	ADDR 14
	X I	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11 A10 A9 A4)	X I	ADDR 12
Switch Selectable	A11	ADDR 11
Data Comm = (1110)	A1U I	ADDR 10 I
1	A9 1	ADDR 9
Function Specifier: ADDR5 = 0	X I	ADDR 8
ADDR6 = 1	ΧI	ADDR 7
l de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	1	ADDR 6 I
A3	0 (ADDR 5 I
0 = Select Jumper Character 0 (J00 - J07)	A4 I	ADDR 4
1 = Select Jumper Character 1 (J10 - J17)	A3	ADDR 3 1
I	ΧI	ADDR 2
Data Bus Bit Interpretation:	X I	ADDR 1
l l	ΧI	ADDR 0
$B7-B0$ } $0 = Closed Switch$	=======================================	
) 1 = Open Switch	B7 I	BUS 7
•	В6 (BUS 6
B7	B5	BUS 5
Switch 7	B4	BUS 4
· · · · · · · · · · · · · · · · · · ·	B3 I	BUS 3
Во	в2 1	BUS 2
Switch 6	B1	BUS 1
l e e e e e e e e e e e e e e e e e e e	B0 I	BUS 0
85	=======	
Switch 5	1=Logica	1 1=Bus Low
•	0=Logica	11 0=Bus High!
	X=Don't	
		i
вз		i
switch 3		ì
 		i
82		i
Switch 2		i
		ì
B1		i
Switch 1		i
V=2011 4		i
80		,
Switch 0		1
Ourren A		4
	=======	

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), typical daisy-chain connection (figure 3), components location diagram (figure 4), and the parts list (02640-60107) located in the appendix.

The Synchronous Multipoint Interface PCA block diagram illustrates the major logic sections of the PCA. The key functional block is the LSI universal Synchronous Receiver/Transmitter (USRT) which serializes and formats data. The module interfaces to the terminal bus with the bus decoder logic and wait logic and is controlled by programs which utilize the interrupt logic and the status and configuration jumpers for input information. The USRT and the control register receive output control information from the program. The RS232C drivers and receivers provide the modem and computer interface for the module, while the daisy-chain drivers and receivers are used for connecting to other terminals with synchronous interfaces. The interface control logic is under program control and provides down line control and special monitor mode function.

- 3.1 UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER (USRT).
- 3.1.1 The USRT is a large scale integrated circuit (LSI) which performs synchronous serial data transmission, data formatting, and input and output buffering. The USRT also provides status on both received data and transmitted data. The USRT contains internal registers which hold character size and parity control information, transmit fill character, and receive sychronization character. Data is shifted into and out of the USRT by transmit and receive clocks from the interface.
- 3.1.2 The USRT (U51) is an American Microsystems Incorporated (AMI) S2350 and provides synchronous serial data formatting and control.
- 3.1.2.1 The USRT receives eight parallel data inputs (BUS7 through BUS0) from the terminal bus through inverters (U41 and U42). The bus decoder log-

ic sends a DATA OUTPUT signal to the USRT at U51, Pin 38 when an output character is on the terminal bus data lines. The same data input lines

are used when the software loads the synchronization character (SYNC

OUTPUT) into the USRT at U51, Pins 23 and 24. The synchronization character is used by the USRT as a fill character during serial transmission and as an input synchronizing pattern on receive.

- 3.1.2.2 The USRT also receives four control inputs (U51, Pin 40, 39, 3, and Pin 4) which determine character size and parity. These four bits correspond to terminal bus data signals BUS7 through BUS4. The control bits are loaded into the USRT at U51, Pin 5 by CHAR CONTROL from the bus decoder logic. Refer to table 6.2 for a definition of the control bits.
- 3.1.2.3 When a character has been received by the USRT it is available in parallel at the outputs of the USRT (U51, Pins 26 through Pin 33). An Input Data command from the bus decoder logic gates the character to the terminal bus through buffers (U43 and U44).
- 3.1.2.4 The USRT has two reset signals which initialize the operation of the device. RESET (U51, Pin 14) is used to clear the entire USRT when it is high. This input is driven by the terminal bus PWR ON signal after

it is inverted at U35, Pin 4. The other signal is RR (Receiver Reset) at U51, Pin 13 and it initializes the receiver portion of the USRT only when it is made low by the bus decoder logic. The receiver reset function clears all receiver status and puts the USRT into the serial input synchronization mode, where the synchronization character is matched with all input to achieve character framing.

3.1.2.5 The USRT provides several status outputs used by the module for controlling data input and output. For data output TBMT (Transmit Buffer Empty) at U51, Pin 9 indicates when the USRT is ready for another parallel data character from the terminal bus. TBMT will be high until a character is loaded into the USRT at U51, Pin 38. A character can be loaded into the puffer register on the USRT while another is being serially transmitted. If a character has not been loaded into the USRT by the time the character being transmitted is finished, then the synchronization character will be substituted and transmitted until a data character is loaded. This is indicated by FCT (Fill Character Transmitted) at U51, Pin 7 which is returned as status. When data has been received, the USRT makes RDA (Received Data Available) at U51, Pin 12 high and a character is ready at the parallel outputs. Also, RPE (Receiver Parity Error) and ROR (Receiver Overrun) at U51, Pin 10 and 11, respectively are valid character status available to the software. If a character is not input before another is received, the ROR status

will go high. RDA is made low when a character is input (RDE) at U51, Pin 35 by the bus decoder logic. Receiver Reset clears RDA, RPE, and

ROR while a status input (SWE) at Pin 34 clears only RPE and ROR.

3.1.2.6 Serial data output from the USRT (TSO) at U51, Pin 6 is controlled by

a clock input TCP (Transmit Clock) at U51, Pin 36. DATA OUTPUT is changed on the low to high transition of the clock, which is equal to the transmit frequency or baud rate. Data is shifted out of the USRT least significant bit first and the most significant bit last. (The parity bit could be the MSB.) Serial data input is received by the USRT (RSI) at U51, Pin 25 and controlled by Receive Clock (RCP) at U51, Pin 37. RSI is sampled by the high to low transition of the Receive Clock. Both clocks are inputs to the USRT from the interface (either RS232C or daisy-chain).

- 3.2 BUS DECODER LOGIC.
- 3.2.1 The bus decoder logic recognizes and decodes input and output commands directed to the Synchronous Multipoint Interface PCA. Configuration switches set the PCA I/O address and a comparator and additional terminal bus control inputs enable the input and output commands. The various commands are decoded and are used to control the function of the module.
- 3.2.2 The bus decoder logic consists of an address comparator (U46) and configuration jumpers and a 1-of-8 decoder (U47). All of the input and output commands for the PCA are decoded by interpreting terminal bus address and control lines.
- 3.2.2.1 The address comparator and address configuration jumpers determine the

I/O address of the PCA. When an I/O command is active on the bus (P1, Pin 21 is low) the comparator determines whether the module address is equal or not. If the module address is equal to the address on the bus

(ADDR11, ADDR10, ADDR9, and ADDR4) and REQ is made low, ADDRESS EQUAL goes high (U47, Pin 6) enabling the decoder and the wait logic.

3.2.2.2 The 1-of-8 decoder receives wRITE, ADDR6, and ADDR5 from the terminal

bus to decode input and output commands. ADDR3 is also used to decode certain commands. The following is a summary of the commands. Tables 6.0 through 6.8 explain the details of the commands.

SIGNAL	SOURCE		
INPUT DATA	U47, Pin 7		
INPUT STATUS	047, Pin 9		
INPUT SWITCHES	U47, Pin 10		
CONTROL OUT	U47, Pin 12		
CHAR CONTROL	U47, Pin 13		
LOAD CONTROL REGISTER	U47, Pin 14		
LOAD CHAR	U47, Pin 15		
DATA OUTPUT	036, Pin 8		
SYNC OUTPUT	U36, Pin 6		

The two inputs (INPUT SWITCHES and INPUT STATUS) are combined into one enable command (STATUS ENABLE) at U37, Pin 8 which gates the informa-

tion to the terminal bus. Whenever the USRT status is input, SWE at U51, Pin 34 is pulsed low by U45, Pin 3 to clear character status after

it has been input by the software. CONTROL OUT is further decoded into three signals, RECEIVER RESET (U45, Pin 11), TIMER ON (U45, Pin 8), and TIMER OFF (U45, Pin 6).

3.3 WAIT LOGIC. When an I/O command is enabled by ADDRESS EQUAL (U58, Pin 3), the wait logic provides a 600 nanosecond timing cycle which extends the terminal bus cycle so that all timing requirements of the USRT inputs and outputs are satisfied. When the module is not address, two flip-flops (U25, Pins 8 and 6) are both reset. When ADDRESS EQUAL goes high, the two flip-flops will count the next three SYS CLK inputs and

stop when both are set. Until both flip-flops are set WAIT (U58, Pin

- 6) is held low. WAIT is brought high when U37, Pin 3 goes low as a result of both flip-flops being set.
- 3.4 STATUS AND SOFTWARE CONFIGURATION SWITCHES.
- 3.4.1 The Synchronous Multipoint Interface PCA has four available status bytes (eight bits) which are input commands enabled by the bus decoder logic. Two of these status bytes correspond to software configuration switches on the PCA (labeled J17 through J10 and J07 through J00) which are given their meaning by the software programs that control the module. One of the bytes gives interrupt and USRT status information. The last status byte gives interface signal status and has two bits which identify the module to the software.
- 3.4.2 The status and software configuration switches consist of two 8-position rocker switches with pullup resistors and four multiplexers (U12, U13, U22, and U23). Details of the status inputs can be found in tables 6.6 through 6.8.
- 3.4.2.1 The bus decoder logic provides a STATUS ENABLE signal (U37, Pin 8) when one of the four input commands are received. This gates data from the

multiplexers to the terminal bus through buffers (U11 and U21). ADDR6,

ADDR5, and ADDR3 determine which of the four inputs are enabled.

		-	-
DESCRIPTION	ADDR6	ADDR5	ADDR3
	=====	=====	=====
Input Interrupt Status	0	1	0
Input Modem Status	0	1	1
Input Switches 0	1	0	0
Input Switches 1	1	0	1

- 3.4.2.2 The multiplexers (U12, U13, U22, and U23) are dual 4-to-1 multiplexers with common select inputs (Pins 2 and 14). When any of the switches are open, the input to the multiplexer will be high and a "1" will be returned in the switch status bit (closed is a low or "0"). The other status inputs come from the USRT, the interrupt logic, and the interface. Inputs U23, Pin 13 and 3 are always high indicating that the Synchronous Multipoint Interface PCA is present.
- 3.5 CONTROL REGISTER. The control register (U31) is loaded from the terminal bus by the bus decoder logic signal LOAD CONTROL REGISTER (U47, Pin
 - 14). Six data bits (BUS7, and BUS4 through BUS0) are loaded from the terminal data bus. (Refer to table 6.3 for individual bit assignments). Four of the bits of the control register directly control interface outputs. One bit (U31, Pin 5) controls the monitor mode function and is enabled by a high. The last bit (DOWNLINE INHIBIT) at U31, Pin 2 controls daisy-chain inputs and when high inhibits downline signals under software control (see section 3.7.2.1). One input to the

register comes directly from terminal bus signal BUSO and is inverted by U39, Pin 3 before controlling the interface. This allows the control register to be reset (U31, Pin 1) with CA being low at the interface while the reset of the control signals are high. Monitor mode is

disabled and downline signals (DOWNLINE DATA and DOWNLINE REQUEST TO SEND) are enabled when the control register is reset.

- 3.6 INTERRUPT LOGIC.
- 3.6.1 The interrupt logic enables the PCA to make the terminal bus ATN line low signaling a need for service by the control software. The interrupts from the Synchronous Multipoint Interface PCA are RECEIVE DATA, TRANSMIT INTERRUPT, and TIMER INTERRUPT. The TRANSMIT INTERRUPT is active only when the USRT can accept another output character and the

module has set its REQUEST TO SEND control bit (U31, Pin 15) and has

received CLEAR TO SEND (CB) from the interface. The TIMER INTERRUPT is present whenever a timing cycle of 45 milliseconds has been triggered and completed before being reset. The RECEIVE DATA means that data is available at the USRI outputs and status for that character is also available.

- 3.6.2 The interrupt logic consists of a one-shot timer (U24) a Timer flip-flop (U34, Pin 6), a Last Character flip-flop (U34, Pin 8), and additional logic. The ATN signal is pulled low whenever an interrupt condition exists.
- 3.6.2.1 The USRT signal RDA (Received Data Available) at U51, Pin 12 will cause an interrupt any time a character has been received. RDA is made low and the interrupt condition cleared whenever the software inputs the character (RDE) at U51, Pin 35.
- 3.6.2.2 The one-shot timer is provided by the PCA so that software for the module can be totally interrupt driven. The one-shot (U24) provides

 a 45 millisecond timing interval when triggered by the CONTROL OUT command TIMER ON (U45, Pin 8). When the one-shot starts its timing cycle the Timer flip-flop is set on the next SYS CLK. When the one-shot finishes its timing cycle U24, Pin 6 will go high and a TIMER INTERRUPT will be present (U33, Pin 6). If the software does not need a complete 45 millisecond period it can clear both the one-shot and Timer Flip-flop by outputting a TIMER OFF (U45, Pin 6). PWR ON also clears the timer function.
- 3.6.2.3 The USRT can also interrupt when it is ready to load another character for transmission. When REQUEST TO SEND (U31, Pin 15 of the control

register) is low and CLEAR TO SEND (U29, Pin 12) is low TBMT will cause an interrupt. The interrupt is detected by U32, Pin 9, Pin 10 (Last Character flip-flop off) and Pin 11. These conditions cause an INTER-RUPT signal at U37, Pin 6 and return a status bit at U42, Pin 6. The TRANSMIT INTERRUPT can be modified by the Last Character flip-flop to indicate that the last character has been completely shifted out of the USRT. By setting the Last Character flip-flop, the normal TBMT inter-rupt is disabled and an interrupt will occur only when FCT at U51, Pin 7 goes high. This means that no new character was loaded and the last data character is finished. The Last Character flip-flop is set by

CONTROL OUT with ADDR7 on (low) and reset with ADDR3 on (low).

- 3.7 INTERFACE CONTROL.
- 3.7.1 The interface control logic enables the PCA to control daisy-chain sharing of a serial data transmission line and to perform a line monitoring function. DOWNLINE INHIBIT (U31, Pin 2) from the control register prevents down line terminals from interfering if a terminal wants to transmit data on a shared line. The MONITOR MODE ENABLE (U31, Pin 5) bit from the control register enables a multiplexer to select either received data from the interface (from a computer or modem) or transmit data from terminals down line. This enables the monitoring terminal to receive data and clock from the interface for the direction of data flow. A Transmit Buffer flip-flop is present to allow time for TRANSMIT CLOCK and TRANSMIT DATA to propagate up and down a daisy-chain connection.
- 3.7.2 The interface control logic consists of a line monitor multiplexer (U28), a Transmit Buffer flip-flop (U27), and down line inhibit gates. The downline inhibit and monitor mode functions are under software control by loading the control register.
- 3.7.2.1 The line monitor multiplexer is used to select the source of the USRT input data and clock (RSI and RCP). When monitor mode is disabled (U28, Pin 2 is low) the multiplexer will gate data and clock to RCP and RSI of the USRT. when monitor mode is enabled (U28, Pin 2 is high)

DOWNLINE REQUEST TO SEND (CAI) controls the multiplexer (U28, Pin 14)

and selects either RECEIVE DATA and RECEIVE CLOCK or DOWNLINE DATA

(BAI) at U39, Pin 10 and TRANSMIT CLOCK (DD or DBI). When DOWNLINE

REQUEST TO SEND is low the USRT will receive the data coming up the

daisy-chain from other terminals. When DOWNLINE REQUEST TO SEND is high the USRT will receive data and clock from the modem or computer interface. This allows passive monitoring of both directions in a half duplex protocol.

3.7.2.2 When the Synchronous Multipoint Interface PCA is in a daisy-chain configuration and sharing a line with other terminals, it must disable all terminals down line when it wants to transmit data. This is done by

making U31, Pin 2 high which keeps CLEAR TO SEND from going down the daisy-chain at U38, Pin 8 and DUWNLINE DATA (BAI) at U36, Pin 11 and DOWNLINE REQUEST TO SEND (CAI) at U38, Pin 3 from going up the daisy-chain. This feature is used by the software to eliminate interference between daisy-chained terminals under certain contention conditions.

3.7.2.3 The Transmit Buffer flip-flop receives serial data from the USRT and the downline terminals (BAI). The two data streams are merged by U37, Pin 11. Data from downstream is controlled by DUWNLINE INHIBIT and

data from the USRT is controlled by CLEAR TO SEND and REQUEST TO SEND. Only one of the two inputs will be active. The flip-flop clocks data in on the rising edge of the Transmit Clock (U29, Pin 4) and sends its output to RS232C output BA (U18, Pin 8). This allows data down stream to have one full bit time to change and settle before it is sent to a modem or computer. The daisy-chain data going up the daisy-chain does not use the Transmit Buffer flip-flop so that only the first terminal in the chain uses this function.

- 3.8 SYNC CLOCK GENERATOR.
- 3.8.1 The sync clock generator provides compatible synchronous clocks to the RS232C interface by dividing the terminal bus SYS CLK with a divider chain. A set of switches allow one of four data rates to be selected. The PCA can receive both transmit and receive clocks from a modem or computer (nardwired) or supply one or both of the required clocks.
- 3.8.2 The sync clock generator consists of a divider chain (U16 and U26) and rate selection jumpers. Normally, the PCA will transmit and receive clock inputs from a modem. When a modem requires a transmit clock (RS232C signal DA) or a computer requires both transmit and receive clock, the PCA can supply both. The clock is also used in self-test loop-back of interface signals.
- 3.8.2.1 The synchronous clock rates are derived by dividing the terminal SYS CLK (4.915 MHz) by powers of two. A divide-by-16 counter (U26) and a dual divide-by-16 counter (U16) provide this function. The five out-puts of U16 give the rates of 1200 (not switch selectable), 2400, 4800, 9600, and 19200, which are times one clocks. Only one of the clock rates should be selected at a time (switch closed) or U16 might be damaged as a result of the two outputs being tied together.

- 3.8.2.2 The first divide-by-16 counter has a test point (CNTLD) which can be used by an automatic tester to decrease the number of patterns needed to test U16. By pulling CNTLD low, the counter presets to seven and then can be counted up to eight.
- 3.9 RS232C DRIVERS.
- 3.9.1 The Synchronous Multipoint Interface PCA provides an RS232C compatible interface on the P2 connector by using integrated circuit buffers U18 and U110.
- 2.9.2 Each RS232C signal has a 330 picofarad slew-rate capacitor on the out-put. Four of the signals come directly from the control register (CA, CD, CH, SCA) and are under software control. Transmit Data (BA) comes from the USRT or the daisy-chain logic of terminals down line. The Transmit Clock RS232C signal, DA (U18, Pin 3) is available at the interface for either modem or hardwired connections. An additional clock (RCLK) is switch selectable and provides a receive clock for the terminal (DD) at U210, Pin 1 in direct connections to computers. The RCLK signal is enabled when CF (U210, Pin 3) is high with Q13 acting as a discrete component implementation of an inverter.
- 3.10 RS232C RECEIVERS.

The RS232C compatible interface has eight inputs which are buffered by integrated circuit receivers (U19 and U210). Four of the input signals (CC, CF, CE, and SCF) go directly to the status multiplexers and are used by the software for modem control. The other four RS232C inputs (BB, CB, DB, and DD) are logically DRed with the daisy-chain receivers. Normally, the first terminal in a daisy-chain connection of 264X terminals with Synchronous PCA's will receive RS232C signals while the daisy-chain receivers are not connected. The PCA then buffers all the signals and sends them down the daisy-chain and the other RS232C interfaces will be unconnected and the daisy-chain receivers will be active. Refer to figure 3 for typical connection of daisy-chain signals.

3.11 DAISY-CHAIN DRIVERS.

The daisy-chain connection of terminals using the Synchronous Multipoint Interface PCA requires special drivers. These special drivers buffer signals which are received and send them up or down the daisychain connection. The six drivers are four signals (BBO, CBO, DBO, and DDO) going away from the modem or computer and two signals (BAO and CAO) going towards the first terminal in the chain. The drivers consist of peripheral driver integrated circuits (U48, U59, and U410) and discrete components. All drivers are the same with Q1, Q3, Q5, Q7, Q9, and Q11 being turned on when open-collector peripheral driver is off. Q2, Q4, Q6, Q8, Q10, and Q12 provide short circuit protection from momentary shorts. The special drivers provide a high current drive of +12 volts for the opto-isolated receivers.

3.12 DAISY-CHAIN RECEIVERS.

The daisy-chain receivers are optical isolator receivers which provide ground isolation between the driving terminal and the receiving terminal. The six inputs are divided into two groups of signals. The group of inputs from a driving terminal up the daisy-chain are BBI, CBI, DBI, and DDI and they all share the same ground return of RET-U (P2, Pin 10). The other group of two is BAI and CAI which share ground return RET-D (P2, Pin 8). The opto-isolator (U111, U112, U211, U310, U311, and U312) is on when current flows in the input diode (output is low) and off when no current flows. The 470-ohm resistors limit the input current from the drivers to less than 25 milliamperes. The opto-isolator requires 16 milliamperes of forward current to make the output go on. The four inputs (BBI, CBI, DBI, and DDI) are logically ORed with the RS232C receivers (U29).




Figure 1 Synchronous Multipoint Interface Block Diagram AUG-01-76 13255-91107




Figure 2
Synchronous Multipoint Interface PCA
Schematic Diagram
AUG-01-76
13255-91107





Figure 3
Typical Daisy-Chain Connection Diagram
AUG-01-76
13255-91107



Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
	02640-60107	1	SYNC MULTIPGINT INTERFACE ASSEMBLY DATE CODE: B-1636-42 REVISION DATE: 10-23-76	28480	02640-60107
01 02 03 04 05	0160-0393 0150-0121 0150-0121 0160-0197 0150-0121	1 5 1	CAPACITOR-FXD 39UF+-10% 10VDC TA CAPACITOR-FXD .1UF +80-20% 50WVDC CER CAPACITOR-FXD .1UF +80-20% 50WVDC CER CAPACITOR-FXD 2.2UF10% 20VDC TA CAPACITOR-FXD .1UF +80-20% 50WVDC CER	56289 28480 28480 56289 28480	150D396X9010B2 0150-0121 0150-0121 150D225X9020A2 0150-0121
C6 C7 C8 C9 C10	0150-0121 0150-0121 0160-3572 0160-3572 0160-3572	15	CAPACITOR-FXD .1UF +80-20% 50WVDC CER CAPACITOR-FXD .1UF +80-20% 50WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER	28480 28480 28480 28480 28480	0150-0121 0150-0121 0160-3572 0160-3572 0160-3572
611 612 613 614 615	0160-3572 0160-3572 0160-3572 0160-3572 0160-3572		CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER CAPACITOR-FXD 330PF +-10% 500WVDC CER	28480 28480 28480 28480 28480	0160-3572 0160-3572 0160-3572 0160-3572 0160-3572
C16 C17 C18 C19 C20	0160-3572 0160-3572 0160-3572 0160-3572 0160-3572		CAPACITOR-FXD 330PF +-10% 500HVDC CER CAPACITOR-FXD 330PF +-10% 500HVDC CER CAPACITOR-FXD 330PF +-10% 500HVDC CER CAPACITOR-FXD 330PF +-10% 500HVDC CER CAPACITOR-FXD 330PF +-10% 500HVDC CER	28480 28480 28480 28480 28480	0160-3572 0160-3572 0160-3572 0160-3572 0160-3572
C21 C22 C23 C24 C25	0160-3572 0160-3572 0160-2055 0160-2055 0160-2055	13	CAPACITOR-FXD 330PF +-10% 500WYDC CER CAPACITOR-FXD 330PF +-10% 500WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER	28480 28480 28480 28480 28480	0160-3572 0160-3572 0160-2055 0160-2055 0160-2055
C20 C27 C28 C29 C30	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER CAPACITOR-FXD .01UF +80-20% 100WYDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
C31 C32 C33 C34 C35	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055		CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER CAPACITOR-FXD .01UF +80-20% 100HVDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
CR1 CR2 CR3 CR4 CR5	19C1-0050 19C1-0050 19C1-0050 19C1-0050 19C1-0050	12	DIODE-SWITCHING 80V 200MA 2NS DO-7 DIODE-SWITCHING 80V 200MA 2NS DO-7 DIODE-SWITCHING 80V 200MA 2NS DO-7 DIODE-SWITCHING 80V 200MA 2NS DO-7 DIODE-SWITCHING 80V 200MA 2NS DO-7	28480 28480 28480 28480 28480	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050
CR6 CR7 CR3 CR9 CR10	19C1-0050 19C1-0050 19C1-0050 19C1-0050 19C1-0050		DIODE-SWITCHING 80V 200MA 2NS DD-7 DIODE-SWITCHING 80V 200MA 2NS DD-7 DIODE-SWITCHING 80V 200MA 2NS DD-7 DIODE-SWITCHING 80V 200MA 2NS DD-7 DIODE-SWITCHING 80V 200MA 2NS DD-7	28480 28480 28480 28480 28480	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050
CR11 CK12	19C1-0050 19C1-0050		DIODE-SWITCHING 80V 200MA 2NS CO-7 DIODE-SWITCHING 80V 200MA 2NS DO-7	28480 28480	1901-0050 1901-0050
E1 E2 E3	0360-0124 0360-0124 0360-0124	3	TERMINAL-STUD SGL-PIN PRESS-MTG TERMINAL-STUD SGL-PIN PRESS-MTG TERMINAL-STUD SGL-PIN PRESS-MTG	28480 28480 28480	0360-0124 036 9 -0124 0360-0124
nt.	1251-1126	1	CONNECTOR-SGL CONT SKT .08-IN-BSC-SZ RND	74970	105-0754-001
01 02 03 04 05	1854-0467 1854-0467 1854-0467 1854-0467 1854-0467	13	TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NRN 2N4401 SI TO-92 PD=310MW TRANSISTOR NRN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	04713 04713 04713 04713 04713	2N4401 2N4401 2N4401 2N4401 2N4401
06 97 98 99 910	1854-0467 1854-0467 1854-0467 1854-0467 1854-0467		TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	04713 04713 04713 04713 04713	2N4401 2N4401 2N4401 2N4401 2N4401
ÜL1 Q12 Q13	1854-0467 1854-0467 1854-0467		TRANSISTOR NRN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NRN 2N4401 SI TO-92 PD=310MW	04713 04713 04713	2N4401 2N4401 2N4401
K1 R2 K4 K5 R36 R37 R38 R39	1810-0125 1810-0125 1810-0125 1810-0278 1810-0125 0683-1025 0683-1025 0683-1025 0683-1025	1 4	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES NETWORK-RES 8-PIN-SIP .125-PIN-SPCG RESISTOR 1000 5% .25W RESISTOR 1000 5% .25W RESISTOR 1000 5% .25W RESISTOR 1000 5% .25W	11236 11236 11236 11236	750 750 750 750

Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
R6 R7 R8 R9 R10	0757-0459 0683-1225 0686-4715 0683-0335 0683-0335	1 2 6 14	SYNC MULTIPOINT INTERFACE ASSEMBLY CONT'D. RESISTOR 56.2K 1% .125w F TC=0+100 RESISTOR 1.2K 5% .25w FC TC=-400/+700 RESISTOR 470 5% .5w CC TC=0+529 RESISTOR 3.3 5% .25w FC TC=-400/+500 RESISTOR 3.3 5% .25w FC TC=-400/+500	24546 01121 01121 01121 01121	C4-1/8-T0-5622-F CB1225 EB4715 CB3365 CB3365
K11 K12 R13 R14 R15	06 86-471 5 06 83-033 5 06 83-033 5 06 86-471 5 06 83-033 5		RESISTOR 470 5% .5M CC TC=0+529 RESISTOR 3-3 5% .25M FC TC=-400/+500 RESISTOR 3-3 5% .25M FC TC=-400/+500 RESISTOR 470 5% .5M CC TC=0+529 RESISTOR 3-3 5% .25M FC TC=-400/+500	01121 01121 01121 01121 01121	E84715 C83365 C83365 E84715 C83365
K16 R17 R18 R19 R20	06 83-0335 06 86-4715 06 83-0335 06 83-0335 06 83-4715	6	RESISTOR 3.3 53 .25W FC TC=-400/+500 RESISTOR 470 53 .5W CC TC=0+529 RESISTOR 3.3 53 .25W FC TC=-400/+500 RESISTOR 3.3 53 .25W FC TC=-400/+600 RESISTOR 470 53 .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB33G5 EB4715 CB33G5 CB33G5 CB3715
R21 R22 R23 R24 R25	06 83-4715 06 83-0335 06 83-0335 06 83-4715 06 83-4715		RESISTOR 470 52 .25M FC TC=-400/+600 RESISTOR 3.3 52 .25M FC TC=-400/+500 RESISTOR 3.3 52 .25M FC TC=-400/+500 RESISTOR 470 52 .25M FC TC=-400/+600 RESISTOR 470 52 .25M FC TC=-400/+600	01121 01121 01121 01121 01121	CB4715 CB33G5 CB33G5 CB4715 CB4715
H26 H27 H28 R29 R30	06 63-4715 06 63-4715 06 86-4715 06 63-0335 06 63-0335		RESISTOR 470 53 .25W FC TC=-400/+600 RESISTOR 470 53 .25W FC TC=-400/+600 RESISTOR 470 53 .5W CC TC=0+529 RESISTOR 3.3 53 .25W FC TC=-400/+500 RESISTOR 3.3 53 .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB4715 CB4715 EB4715 CB33G5 CB33G5
R32 R34 R34 R35	06 66-4715 06 83-0335 06 83-0335 06 83-1225 06 83-1035	1	RESISTOR 470 5% .5W CC TC=0+529 RESISTOR 3.3 5% .25W FC TC=-400/+500 RESISTOR 3.3 5% .25W FC TC=-400/+500 RESISTOR 1.2% 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	EB4715 CB3365 CB3365 CB1225 CB1225
S1 S2 S3	31 C1-2094 31 31-0392 31 C1-2094 31 31-0392 31 C1-2102 31 31-0397	2 2 1 1	SWITCH-TGL DIP ROCKER ASSEMBLY 8-1A NS COV-RKR 0-922 IN LG; 0-422 IN W; 0-217 SWITCH-TGL DIP ROCKER ASSEMBLY 8-1A NS COV-RKR 0-922 IN LG; 0-422 IN W; 0-217 SWITCH-TGL DIP ROCKER ASSEMBLY 10-1A NS SWITCH COVER, 10-POSITION	28480 28480 28480 28480 28480 28480	3101-2094 3131-0392 3101-2094 3131-0392 3101-2102 3131-0397
U11 U12 U13 U14 U18	1820-1209 1820-1244 1820-1244 1820-1464 1820-0509	5 5 1 2	IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74S93N TTL DUAL BIN IC-DIGITAL SN74393N TTL DUAL BIN	01295 01295 01295 01295 04713	SN74L S38N SN74L S153N SN74L S153N SN74393N MC1488L
U19 U21 U22 U23 U24	1820-0990 1820-1209 1820-1244 1820-1244 1820-1422	2	IC-DIGITAL MC1489AL DTL QUAD NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74LS12N TTL LS	04713 01295 01295 01295 01295	MC 1489AL SN74L S38N SN74L S153N SN74L S153N SN74L S122N
U25 U26 U27 U28 U29	1820-1213 1820-1818 1820-1112 1820-1244 1820-1425	2 1 1	IC-DIGITAL SN74LS113N TTL LS DUAL IC, DIGITAL 74LS161 IC-DIGITAL SN74LS74N TTL LS DUAL IC-DIGITAL SN74LS153N TTL LS 4 IC-DIGITAL SN74LS132N	01295 28480 01295 01295 01295	SN74L S1 13N 1820-1818 SN74L S74N SN74L S1 53N SN74L S1 32N
U31 U32 U33 U34 U35	1820-1196 1820-1210 1820-1201 1820-1213 1820-1199	1 1 1 3	IC-DIGITAL SN74LS174N TTL LS HEX IC-DIGITAL SN74LS5IN TTL LS DUAL 2 IC-DIGITAL SN74LS08N TTL LS QUAD 2 AND IC-DIGITAL SN74LS113N TTL LS DUAL IC-DIGITAL SN74LS04N TTL LS HEX 1	01295 01295 01295 01295 01295	SN74L S1 74N SN74L S51N SN74L S08N SN74L S113N SN74L S04N
U36 U37 U38 U39 U41	1820-1208 1820-1197 1820-1208 1820-1416 1820-1199	3 1 1	IC-DIGITAL SN74LS32N TIL LS QUAD 2 DR IC-DIGITAL SN74LS30N TIL LS QUAD 2 NAND IC-DIGITAL SN74LS32N TIL LS QUAD 2 DR IC-DIGITAL SN74LS34N TIL LS HEX 1 INV IC-DIGITAL SN74LS34N TIL LS HEX 1	01295 01295 01295 01295 01295	SN74L S32N SN74L S00N SN74L S32N SN74L S14N SN74L S04N
U42 U43 U44 U45 U46	1820-1199 1820-1209 1820-1209 1820-1208 1820-1215	1	IC-DIGITAL SN74LSO4N TTL LS HEX 1 IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS32N TTL LS QUAD 2 OR IC-DIGITAL SN74LS32N TTL LS QUAD 2	01295 01295 01295 01295 01295	SN74L S04N SN74L S38N SN74L S38N SN74L S32N SN74L S32N
U47 U48 U51 U58 U59	1820-1216 1820-0799 1820-1754 1820-1209 1820-0799	l 2 1	IC-DIGITAL SN74LS138N TTL LS 3 IC-DIGITAL SN75452BP TTL DUAL 2 NAND IC-DIGITAL S2350 MOS IC-DIGITAL S350 MOS IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN75452BP TTL DUAL 2 NAND	01295 01295 31471 01295 01295	SN74L S1 38N SN75452BP S2350 SN74L S38N SN75452BP
0110 0111 0112 0210 0211	1820-0509 1990-0444 1990-0444 1820-0990 1950-0444	6	IC-DIGITAL MC1488L DTL QUAD LINE OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX IC-DIGITAL MC1489AL DTL QUAD NAND OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX	04713 28480 28480 04713 28480	MC1488L 1990-0444 1990-0444 MC1489AL 1990-0444

Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
0310 0311 0312 0410	1950-0444 1950-0444 1950-0444 1820-0535	1	SYNC MULTIPOINT INTERFACE ASSEMBLY CONT'D. OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX OPTO-ISOLATOR LED-PDIO/XSTR IF=25MA-MAX IC-DIGITAL SN75451BP ITL DUAL 2 AND	28480 28480 28480 01295	1990-0444 1990-0444 1990-0444 SN754518P
	1200-0552	1	SOCKET-IC 40-CONT DIP-SLDR	28480	1200-0552
				:	V
	·				